Abstract-We describe heavy-ion test results for two new singleevent upset (SEU)-tolerant latches based on transition nand gates, one for single rail asynchronous and the other for dual rail synchronous designs, implemented in AMI 0.5 process.
SEU Performance of TAG Based Flip-Flops I. INTRODUCTION
T HE transition and or NAND gate, which we call a TAG [1] , has the property that the output transitions only when both inputs have transitioned, and is useful for certain types of voting. It can be very simply implemented in CMOS by using series "AND" wired FETs on both the high and low side of a gate as shown in Fig. 1 .
Whenever two logic signals are available which should agree and errors in the agreement are transient, the TAG may be used to eliminate transient errors. This may be thought of as a voting circuit in which three things are being voted: the two inputs and the existing output node state. We might expect that a circuit which can suppress transient errors would be useful in mitigating single-event upset (SEU) effects. This paper presents two latch designs using TAGs and heavy-ion test data on flip-flops constructed from those latches.
II. FOUR-TAG LATCH FOR DUAL RAIL LOGIC
In a dual rail design [2] all logic signals are duplicated. If used with latches which only change state when inputs agree such as the Whitaker cell [3] , this eliminates SEU errors. TAGs can also be used to make such a latch. Replacing the first inverter of a latch with a TAG allows the two input signals to be voted when setting the latch, guaranteeing that transient errors are not captured. Replacing the second inverters of a pair of latches with TAGs allows them to be cross coupled and vote each other's internal state, suppressing SEU induced errors occurring in the latch itself. The circuit for the resulting self-correcting four-TAG latch is shown in Fig. 2 . This circuit is fully static CMOS with no delay elements and no dependency on glitch length except that the clock period is long enough to achieve a correct value at both inputs some time during the period. Unlike the Whitaker cell it has no bias currents and no critical transistor sizing. It is about twice the layout area of ordinary unprotected flip-flops. . This gate depends on capacitive loading at node "Out" to retain previous value when inputs do not agree. Note that signals on interior node "A" may be capacitively coupled to the output node. Since this may be important in some circuits, the symbol designates the "A" node. 
III. THREE-TAG LATCH WITH ASYNCHRONOUS RESET
A well-known technique used to harden a latch against SEU effects is a delay in the feedback loop of the latch greater than the expected transient duration, so that the transient error does not reinforce itself and become latched. Methods for accomplishing this include use of passive RC elements or inverter strings. A minimum length string would be two inverters with FETs sized to provide the required delay given the circuit's loading. This is unsatisfactory because SEU arising in the delay itself may be longer than expected. The problem can be solved by using a TAG to vote the input and output of the delay, so that no error arising within the delay can ever propagate out. To protect against errors in the TAG, a second TAG was used, and the outputs of the two TAGs voted with a third TAG. The delay itself then protects against errors arising in the third TAG. This circuit is shown in Fig. 3 . This latch is about two and a half to three times the area of an ordinary unprotected flip-flop; however it is usable in ordinary single rail logic with a single clock line, and clock or clear inputs may be generated by other logic, as for example in a ripple counter. Simulations suggest that only one TAG may be needed, but the data here are only for the three-TAG circuit.
IV. TEST CIRCUITS
Test circuits for unprotected, three-TAG, and four-TAG flipflops consisted of two pair of dual 12 bit counters (48 flipflops) driven by a 20 MHz clock. Unprotected and three-TAG circuits used ripple counters, and the four-TAG used a synchronous counter with dual rail logic. Each pair of counter bits were exclusive OR'd to detect errors. The errors were latched on the rising clock edge, and counted (three additional flip-flops). Fig. 4 shows the three-TAG test circuit.
All the flip-flop types described were fabricated on a single integrated circuit, using the AMI 0.5 micron process, and tested with lids removed in the Radiation Effects Facility at the Texas A&M Cyclotron Institute. The test was conducted by monitoring LEDs attached to each error counter bit, mounted on the test board and remotely monitored via a video camera. The flux was chosen to produce an error rate that was low enough that continuous visual monitoring of the LED counters was adequate to note all errors.
V. TEST PROCEDURE AND RESULTS
The heavy-ion cyclotron test was conducted on April 27, 2005, and required 7 hours of beam time. The ion species, incident angles, effective LETs, and number of errors are presented in Table I . A fluence of 1E6 ions/cm was used for each ion species.
The beam was applied to the test device and the entire fluence (for each ion and angle) was delivered in a single run, while the errors accumulated. The device was then reset and prepared for the next run. There were no latch up errors detected, and the device was never powered off. The incident angle was either 0 degrees or 60 degrees (in order to achieve a higher LET due to the cosine of the incident angle). After all testing, the error cross sections were derived by dividing the total number of errors at each LET, by the total fluence ( 6 ions/cm in every case).
We assume based on SPICE simulation that the errors in the three-TAG flip-flops arise from single-event transients (SETs) longer than the time interval of the embedded delay circuit, or were due to multi-bit upsets (MBUs).
VI. ANALYSIS
The error cross-section data was fit assuming a Weibull distribution for the model cross-section ( (L)): where L is the particle linear energy transfer (LET in MeV cm /mg) and the Weibull parameters are (the saturation cross-section), (the LET threshold), and W and S (Weibull shape parameters). The resulting Weibull fit parameters are shown in Fig. 5 .
While the Weibull curve shows a predicted LET threshold of 8.5, no experimental upsets were observed at the lowest tested LET of 8.8. This is primarily due to the fact that we only tested to a fluence of 6 ions/cm . If we tested out to 7 , TABLE II  MTBF (IN YEARS) upsets at this threshold could have been observed, as indicated in the Weibull curve.
VII. ON-ORBIT RADIATION ENVIRONMENT
The on-orbit error mean time between failure (MTBF) in years due to heavy ions for the parts tested was determined for both low earth orbit (LEO) and geosynchronous earth orbit (GEO) applications. The galactic cosmic ray flux was modeled with a solar modulation algorithm [4] , [5] whose accuracy has been demonstrated over four solar cycles. Orbit average environments were determined for solar minimum conditions with 0.1" thick spherical aluminum shielding for quiet conditions and no earth shadow. Transport and geomagnetic shielding models can be found in [6] .
The nominal ionizing radiation environment for LEO errors assumes a 51.6 degree inclination at an altitude of 270 nmi and consists of only galactic cosmic rays. Note that the error rate provided here for LEO does not include errors due to secondary particles created by protons in the South Atlantic Anomaly (SAA) because high energy proton test data are not available. Previous tests on 0.35 micron flip-flops using 200 MeV protons showed no errors.
The nominal ionizing radiation environment for GEO errors assumes an altitude of 22 000 nmi and consists of only galactic cosmic rays with no earth magnetic shielding or trapped protons.
An analysis tool called "HiZ" developed at NASA-JSC [4] was used to integrate the test data with the environmental assumptions described above. The tool calculates the expected on-orbit MTBF due only to heavy ions, and the results are listed in Table II .
VIII. CONCLUSION
We conclude that the data support our claim that the TAG circuit is useful in designing SEU tolerant circuits. The three-TAG configuration provides a robust general flip-flop with asynchronous clear or preset compatible with existing design methods and easily scalable to CMOS processes now in use. For most applications it provides "practical" SEU immunity, with the MTBF being so large that errors from other sources would dominate reliability considerations. The four-TAG configuration provides complete immunity in a relatively compact design for applications where dual rail logic is acceptable.
